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ABSTRACT
This paper provides an authoritative knowledge of through-router
packet delays and therefore a better understanding of data network
performance. Thanks to a unique experimental setup, we capture
allpacketscrossingarouterfor13hoursandpresentdetailedstatis-
tics of their delays. These measurements allow us to build the fol-
lowing physical model for router performance: each packet expe-
riences a minimum router processing time before entering a ﬂuid
output queue. Although simple, this model reproduces the router
behaviour with excellent accuracy and avoids two common pitfalls.
First we show that in-router packet processing time accounts for a
signiﬁcant portion of the overall packet delay and should not be
neglected. Second we point out that one should fully understand
both link and physical layer characteristics to use the appropriate
bandwidth value.
Focusing directly on router performance, we provide insights
into system busy periods and show precisely how queues build up
inside a router. We explain why current practices for inferring de-
lays based on average utilization have fundamental problems, and
propose an alternative solution to directly report router delay infor-
mation based on busy period statistics.
Categories and Subject Descriptors
C.2.3 [Computer-communications Networks]: Network Opera-
tions – Network monitoring
General Terms
Measurement, Theory
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Packet delay analysis, router model
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1. INTRODUCTION
End-to-end packet delay is an important metric to measure in
networks, both from the network operator and application perfor-
mance points of view. An important component of this delay is the
time for packets to traverse the different forwarding elements along
the path. This is particularly important for network providers, who
may have Service Level Agreements (SLAs) specifying allowable
values of delay statistics across the domains they control. A funda-
mental building block of the path delay experienced by packets in
Internet Protocol (IP) networks is the delay incurred when passing
through a single IP router. Examining such ‘through-router’ delays
is the main topic of this paper.
Although there have been many studies examining delay statis-
tics measured at the edges of the network, very few have been able
to report with any degree of authority on what actually occurs at
switching elements. In [8] an analysis of single hop delay on an
IP backbone network was presented, and different delay compo-
nents were isolated. However, since the measurements were lim-
ited to a subset of the router interfaces, only samples of the delays
experienced by packets, on some links, were identiﬁed. In [12]
single hop delays were also obtained for a router. However since
the router only had one input and one output link, which were of
the same speed, the internal queueing was extremely limited. This
is not a typical operating scenario, and in particular it led to the
through-router delays being extremely low. In this paper we work
from a data set recording all IP packets traversing a Tier-1 access
router over a 13 hour period. All input and output links
1 were mon-
itored, allowing a complete picture of through-router delays to be
obtained.
The ﬁrst aim of this paper is to exploit the unique certainty pro-
videdbythedatasetbyreportingindetailontheactualmagnitudes,
and temporal structure, of delays on a subset of links which expe-
rienced signiﬁcant congestion: mean utilisation levels on the target
output link ranged from ρ = 0.3 to ρ = 0.7. High utilisation sce-
narios with signiﬁcant delays are of the most interest, and yet are
rare in today’s backbone IP networks. From a measurement point
of view, this paper provides the most comprehensive picture of end-
to-end router delay performance that we are aware of. We base all
our analysis on empirical results and do not make any assumptions
on trafﬁc statistics or router functionalities.
Our second aim is to use the completeness of the data as a tool
to investigate how packet delays occur inside the router, in other
words to provide a physical model of the router delay performance.
For this purpose we ﬁrst position ourselves in the context of the
popular store & forward router architectures with Virtual Output
Queues (VOQs) at the input links [6]. We are able to conﬁrm in a
1with one negligible exception.detailed way the prevailing assumption that the bottleneck of such
an architecture is in the output queues, and justify the commonly
used ﬂuid output queue model for the router. We go further to
provide two reﬁnements to the simple queue idea which lead to
a model with excellent accuracy, close to the limits of timestamp-
ing precision. We explain why the model should be robust to many
details of the architecture. The model focuses on datapath func-
tions, performed at the hardware level for every IP datagram. It
only imperfectly takes account of the much rarer control functions,
performed in software on a very small subset of packets.
The third contribution of the paper is to combine the insights
from the data, and simplications from the model, to address the
question of how delay statistics can be most effectively summarised
and reported. Currently, the existing Simple Network Management
Protocol (SNMP) focuses on reporting utilisation statistics rather
than delay. Although it is possible to gain insight into the dura-
tion and amplitude of congestion episodes through a multi-scale
approach to utilisation reporting [7], the connection between the
two is complex and strongly dependent on the structure of trafﬁc ar-
riving to the router. We explain why trying to infer delay from utili-
sation is in fact fundamentally ﬂawed, and propose a new approach
based on direct reporting of queue level statistics. This is practi-
cally feasible as buffer levels are already made available to active
queue management schemes implemented in modern routers (note
however that active management was switched off in the router un-
der study). We propose a computationally feasible way of record-
ing the structure of congestion episodes, and reporting them back
via SNMP. The statistics we select are rich enough to allow detailed
metrics of congestion behaviour to be estimated with reasonable
accuracy. A key advantage is that a generically rich description is
reported, without the need for any trafﬁc assumptions.
The paper is organized as follows. The router measurements are
presentedinsection2, andanalyzedinsection3, wherethemethod-
ology and sources of error are described in detail. In section 4 we
construct and justify the router model, measure its accuracy and
discuss the nature of residual errors. In section 5 we deﬁne conges-
tion episodes and show how important details of their structure can
be captured in a simple way. We then describe how to report the
statistics with low bandwidth requirements, and illustrate how such
measurements can be exploited.
2. FULL ROUTER MONITORING
In this section we describe the hardware involved in the pas-
sive measurements, present our experiment setup to monitor a full
router, and detail how packets from different traces are matched.
2.1 Hardware considerations
We ﬁrst give the most pertinent features of the architecture of the
router we monitor, and then recall relevant physical considerations
of the SONET link layer, before describing our passive measure-
ment infrastructure.
2.1.1 Router architecture
As mentioned in the introduction, our router is of the store & for-
ward type, and implements Virtual Output Queues (VOQ). Details
of such an architecture can be found in [6]. The router is essentially
composed of a switching fabric controlled by a centralized sched-
uler, and interfaces or linecards. Each linecard controls two links:
one input and one output.
A typical datapath followed by a packet crossing the router is
as follows.When a packet arrives at the input link of a linecard, its
destination address is looked up in the forwarding table. This does
not occur however until the packet completely leaves the input link
and fully arrives in the linecard’s memory, i.e. the ‘store’ part of
store & forward. Virtual Output Queuing means that each input in-
terface has a separate First In First Out (FIFO) queue dedicated to
each output interface. The packet is stored in the appropriate queue
of the input interface where it is decomposed into ﬁxed length cells.
When the packet reaches the head of line it is transmitted through
the switching fabric cell by cell (possibly interleaved with com-
peting cells from VOQ’s at other input interfaces dedicated to the
same output interface) to its output interface, and reassembled be-
fore being handed to the output link scheduler, i.e. the ‘forward’
part of store & forward. The packet might then experience queuing
before being serialised without interruption onto the output link. In
queuing terminology it is ‘served’ at a rate equal to the bandwidth
of the output link, and the output process is of ﬂuid type because
the packet ﬂows out gradually instead of leaving in an instant.
In the above description the packet might be queued both at the
input interface and the output link scheduler. However in practice
the switch fabric is overprovisioned and therefore very little queue-
ing should be expected at the input queues.
2.1.2 Layer overheads
Each interface on the router uses the High Level Data Link Con-
trol(HDLC)protocolasatransportlayertocarryIPdatagramsover
a Synchronous Optical NETwork (SONET) physical layer. Packet
over SONET (PoS) is a popular choice to carry IP packets in high
speed networks because it provides a more efﬁcient link layer than
IP over ATM, and faster failure detection than broadcast technolo-
gies. We now detail the calculation of the bandwidth available to
IP datagrams encapsulated with HDLC over SONET.
The ﬁrst level of encapsulation is the SONET framing mecha-
nism. A basic SONET OC-1 frame contains 810 bytes and is re-
peated with a 8kHz frequency. This yields a nominal bandwidth of
51.84Mbps. Since each SONET frame is divided into a transport
overhead of 27 bytes, a path overhead of 3 bytes and an effective
payload of 780 bytes, the bandwidth accessible to the transport pro-
tocol, also called the IP bandwidth, is in fact 49.92 Mbps. OC-n
bandwidth (with n ∈ {3,12,48,192}) is achieved by merging n
basic frames into a single larger frame, and sending it at the same
8kHz rate. In this case the IP bandwidth is (49.92 ∗ n) Mbps. For
instance the IP bandwidth of an OC-3 link is exactly 149.76Mbps.
The second level of encapsulation is the HDLC transport layer.
This protocol adds 5 bytes before and 4 bytes after each IP data-
gram, irrespective of the SONET interface speed [11].
These layer overheads mean that in terms of queuing behaviour,
an IP datagram of size b bytes carried over an OC-3 link should
be considered as a b + 9 byte packet transmitted at 149.76 Mbps.
The importance of these seemingly technical points will be demon-
strated in section 4.
2.1.3 Timestamping of PoS packets
Allmeasurementsaremadeusinghighperformancepassivemon-
itoring ‘DAG’ cards [2]. We use DAG 3.2 cards to monitor OC-3c
and OC-12c links, and DAG 4.11 cards to monitor OC-48 links.
The cards use different technologies to timestamp PoS packets.
DAG 3.2 cards are based on a design dedicated to ATM measure-
ment and therefore operate with 53 byte chunks corresponding to
the length of an ATM cell. The PoS timestamping functionality was
added at a later stage without altering the original 53 byte process-
ing scheme. However, since PoS frames are not aligned with the 53
byte divisions of the PoS stream operated by the DAG card, signif-
icant timestamping errors occur. In fact, a timestamp is generated
when a new SONET frame is detected within a 53 byte chunk. This
mechanism can cause errors of up to 2.2µs on an OC-3 link [3].Set Link # packets Average rate Matched packets Duplicate packets Router trafﬁc
(Mbps) (% total trafﬁc) (% total trafﬁc) (% total trafﬁc)
BB1 in 817883374 83 99.87% 0.045 0.004
out 808319378 53 99.79% 0.066 0.014
BB2 in 1143729157 80 99.84% 0.038 0.009
out 882107803 69 99.81% 0.084 0.008
C1 out 103211197 3 99.60% 0.155 0.023
in 133293630 15 99.61% 0.249 0.006
C2 out 735717147 77 99.93% 0.011 0.001
in 1479788404 70 99.84% 0.050 0.001
C3 out 382732458 64 99.98% 0.005 0.001
in 16263 0.003 N/A N/A N/A
C4 out 480635952 20 99.74% 0.109 0.008
in 342414216 36 99.76% 0.129 0.008
Table 1: Trace details: Each was collected on Aug. 14 2003, between 03:30 – 16:30 UTC.
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Figure1: Experimentalsetup: gatewayrouterwith12synchro-
nized DAG cards.
DAG 4.11 cards are dedicated to PoS measurement and do not
suffer from the above limitations. They look past the PoS encapsu-
lation (in this case HDLC) to consistently timestamp each IP data-
gram after the ﬁrst (32 bit) word has arrived.
As a direct consequence of the characteristics of the measure-
ment cards, timestamps on OC-3 links have a worst case precision
of2.2µs. AddingerrorsduetopotentialGPSsynchronizationprob-
lemsbetweendifferentDAGcardsleadstoaworstcaseerrorof6µs
[4]. This number should be kept in mind when we assess our router
model performance.
2.2 Experimental setup
The data analyzed in this paper was collected in August 2003 at
a gateway router of the Sprint IP backbone network. Six interfaces
of the router were monitored, accounting for more than 99.95% of
all trafﬁc ﬂowing through it. The experimental setup is illustrated
in ﬁgure 1. Two of the interfaces are OC-48 linecards connecting
to two backbone routers (BB1 and BB2), while the other four con-
nect customer links: two trans-paciﬁc OC-3 linecards to Asia (C2
and C3), one OC-3 (C1) and one OC-12 (C4) linecard to domestic
customers. A small link carrying less than 5 packets per second
was not monitored for technical reasons.
Each DAG card is synchronized with the same GPS signal and
outputs a ﬁxed length 64 byte record for each packet on the moni-
tored link. The details of the record depend on the link type (ATM,
SONET or Ethernet). In our case all the IP packets are PoS pack-
ets, and each 64 byte record consists of 8 bytes for the timestamp,
12 bytes for control and PoS headers, 20 bytes for the IP header
and the ﬁrst 24 bytes of the IP payload. We captured 13 hours of
mutually synchronized traces, representing more than 7.3 billion IP
packets or 3 Tera Bytes of trafﬁc. The DAG cards are located phys-
ically close enough to the router so that the time taken by packets
to go between them can be neglected.
2.3 Packet matching
The next step after the trace collection is the packet matching
procedure. Itconsistsinidentifying, acrossallthetraces, therecords
corresponding to the same packet appearing at different interfaces
at different times. In our case the records all relate to a single
router, but the packet matching program can also accommodate
multi-hop situations. We describe below the matching procedure,
and illustrate it in the speciﬁc case of the customer link C2-out. Our
methodology follows [8].
We match identical packets coming in and out of the router by
using a hash table. The hash function is based on the CRC al-
gorithm and uses the IP source and destination addresses, the IP
header identiﬁcation number, and in most cases the full 24 byte
IP header data part. In fact when a packet size is less than 44
bytes, the DAG card uses a padding technique to extend the record
length to 64 bytes. Since different models of DAG cards use differ-
ent padding content, the padded bytes are not included in the hash
function. Our matching algorithm uses a sliding window over all
the synchronized traces in parallel to match packets hashing to the
same key. When two packets from two different links are matched,
a record of the input and output timestamps as well as the 44 byte
PoS payload is produced. Sometimes two packets from the same
link hash to the same key because they are identical: these packets
are duplicate packets generated by the physical layer [10]. They
can create ambiguities in the matching process and are therefore
discarded, however their frequency is monitored.
Matching packets is computationally intensive and demanding in
terms of storage: the total size of the result ﬁles rivals that of the
raw data. For each output link of the router, the packet matching
program creates one ﬁle of matched packets per contributing input
link. For instance, for output link C2-out four ﬁles are created, cor-
responding to the packets coming respectively from BB1-in, BB2-
in, C1-in and C4-in (the input link C3-in has virtually no trafﬁc and
is discarded by the matching algorithm). All the packets on a link
for which no match could be found were carefully analyzed. Apart
from duplicate packets, unmatched packets comprise packets go-
ing to or coming from the small unmonitored link, or with source
or destination at the router interfaces themselves. There could also
be unmatched packets due to packet drops at the router. Since the
router did not drop a single packet over the 13 hours, no such pack-
ets were found.
Assume that the matching algorithm has determined that the m
th(a) (b)
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Figure 2: Utilization for link C2-out in (a): Megabit per second (Mbps) and (b): kilo packet per second (kpps).
Set Link # Matched packets % trafﬁc on C2-out
C4 in 215987 0.03%
C1 in 70376 0.01%
BB1 in 345796622 47.00%
BB2 in 389153772 52.89%
C2 out 735236757 99.93%
Table 2: Breakdown of packet matching for output link C2-out.
packet of output link Λj corresponds to the n
th packet of input link
λi. This can be formalized by a matching function M, obeying
M(Λj,m) = (λi,n). (1)
The matching procedure effectively deﬁnes this function for all
packets over all output links. Packets that can not be matched are
not considered part of the domain of deﬁnition of M.
Table 1 summarizes the results of the matching procedure. The
percentageofmatchedpacketsisatleast99.6%oneachlink, andas
high as 99.98%, showing convincingly that almost all packets are
matched. In fact, even if there were no duplicate packets and if ab-
solutelyallpacketsweremonitored, 100%couldnotbeattainedbe-
cause of router generated packets, which represents roughly 0.01%
of all trafﬁc.
The packet matching results for the customer link C2-out are
detailed in table 2. For this link, 99.93% of the packets can be suc-
cessfully traced back to packets entering the router. In fact, C2-out
receives most of its packets from the two OC-48 backbone links
BB1-in and BB2-in. This is illustrated in ﬁgure 2 where the utiliza-
tion of C2-out across the full 13 hours is plotted. The breakdown of
trafﬁc according to packet origin shows that the contributions of the
two incoming backbone links are roughly similar. This is the result
of the Equal Cost Multi Path policy deployed in the network when
packets may follow more than one path to the same destination.
While the utilization in Mbps in ﬁgure 2(a) gives an idea of how
congested the link might be, the utilization in packets per second is
important from a packet tracking perspective. Since the matching
procedure is a per packet mechanism, ﬁgure 2(b) illustrates the fact
that roughly all packets are matched: the sum of the input trafﬁc is
almost indistinguishable from the output packet count.
In the remainder of the paper we focus on link C2-out because
it is the most highly utilized link, and is fed by two higher capac-
ity links. It is therefore the best candidate for observing queuing
behaviour within the router.
3. PRELIMINARY DELAY ANALYSIS
In this section we analyze the data obtained from the packet
matching procedure. We start by carefully deﬁning the system un-
der study, and then present the statistics of the delays experienced
by packets crossing it. The point of view is that of looking from
the outside of the router, seen largely as a ‘black box’, and we con-
centrate on simple statistics. In the next section we begin to look
inside the router, and examine delays in greater detail.
3.1 System deﬁnition
Recall the notation from equation (1): the m
th packet of out-
put link Λj corresponds to the n
th packet of input link λi. The
DAG timestamps an IP packet on the incoming interface side as
t(λi,n), and later on the outgoing interface at time t(Λj,m). As
the DAG cards are physically close to the router, one might think to
deﬁne the through-router delay as t(Λj,m) − t(λi,n). However,
this would amount to deﬁning the router ‘system’ in a somewhat
arbitrary way, because, as we showed in section 2.1.3, packets are
timestamped differently depending on the measurement hardware
involved. Furthermore there are several other disavantages to such
a deﬁnition, leading us to suggest the following alternative.
For self-consistency and extensibility to a multi-hop scenario,
where we would like individual router delays to add, arrival and
departure times of a packet should be measured consistently using
the same bit. It is natural to focus on the end of the (IP) packet for
two reasons: (1) as a store & forward router, the output queue is the
most important component to describe. It is therefore appropriate
to consider that the packet has left the router when it completes its
service at the output queue, that is when it has completely exited
the router. (2) Again as a store and forward router, no action (for
example the forwarding decision) is performed until the packet has
fully entered the router. Thus the input buffer can be considered as
part of the input link, and packet arrival to occur after the arrival of
the last bit.
The arrival and departure instants in fact deﬁne the ‘system’,
which is the part of the router which we study, and is not exactly
the same as the physical router as it excises the input buffer. This
buffer, being a component which is already understood, does not
have to be modelled or measured. Deﬁning the system in this way
can be compared with choosing the most practical coordinate sys-
tem to solve a given problem.
We now establish the precise relationships between the DAG
timestamps deﬁned earlier and the time instants τ(λi,n) of arrival
and τ(Λj,m) of departure of a given packet to the system as justtime
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Figure 3: Four snapshots of a packet crossing the router.
deﬁned. Denote by ln = Lm the size of the packet in bytes when
indexed on links λi and Λj respectively, and let θi and Θj be the
corresponding link bandwidths in bits per second. We denote by H
the function giving the depth of bytes into the IP packet where the
DAG timestamps it. H is a function of the link speed, but not the
link direction. For a given link λi, H is deﬁned as
H(λi) = 4 if λi is an OC-48 link,
= b if λi is an OC-3 or OC-12 link,
where we take b to be a uniformly distributed integer between 0 and
min(ln,53) to account for the ATM based discretisation described
earlier. We can now derive the desired system arrival and departure
event times as:
τ(λi,n) = t(λi,n) + 8(ln − H(λi))/θi (2)
τ(Λj,m) = t(Λj,m) + 8(Lm − H(Λj))/Θj
These deﬁnitions are displayed schematically in ﬁgure 3. The snap-
shots are: (a): the packet is timestamped by the DAG card monitor-
ing the input interface at time t(λi,n), at which point it has already
entered the router, but not yet the system, (b): it has ﬁnished enter-
ing the router (arrives at the system) at time τ(λi,n), and (c): is
timestamped by the DAG at the output interface at time t(Λj,m).
Finally (d): it fully exits the router (and system) at time τ(Λj,m).
With the above notations, the through-system delay experienced
by packet m on link Λj is deﬁned as
dλi,Λj(m) = τ(Λj,m) − τ(λi,n). (3)
To simplify notations we shorten this to d(m) in what follows.
3.2 Delay statistics
A thorough analysis of single hop delays was presented in [8].
Here we follow a similar methodology and obtain comparable re-
sults, but with the added certainty gained from not needing to ad-
dress the sampling issues caused by unobservable packets on the
input side.
Figure 4 shows the minimum, mean and maximum delay ex-
perienced by packets going from input link BB1-in to output link
C2-out over consecutive 1 minute intervals. As observed in [8],
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Figure 4: Packet delays from BB1-in to C2-out. All delays
above 10ms are due to option packets.
there is a constant minimum delay across time, up to timestamp-
ing precision. The ﬂuctuations in the mean delay follow roughly
the changes in the link utilization presented in ﬁgure 2. The max-
imum delay value has a noisy component with similar variations
to the mean, as well as a spiky component. All the spikes above
10ms have been individually studied. The analysis revealed that
they are caused by IP packets carrying options, representing less
than 0.0001% of all packets. Option packets take different paths
through the router since they are processed through software, while
all other packets are processed with dedicated hardware on the so-
called ‘fast path’. This explains why they take signiﬁcantly longer
to cross the router.
Inanyrouterarchitectureitislikelythatmanycomponentsofde-
lay will be proportional to packet size. This is certainly the case for
store & forward routers, as discussed in [5]. To investigate this here
we compute the ‘excess’ minimum delay experienced by packets of
different sizes, that is not including their transmission time on the
output link, a packet size dependent component which is already
understood. Formally, for every packet size L we compute
∆λi,Λj(L) = min
m
{dλi,Λj(m) − 8lm/Θj|lm = L}. (4)
Note that our deﬁnition of arrival time to the system conveniently
excludes another packet size dependent component, namely the
time interval between beginning and completing entry to the router
at the input interface.
Figure 5 shows the values of ∆λi,Λj(L) for packets going from
BB1-in to C2-out. The IP packet sizes observed varied between 28
and 1500 bytes. We assume (for each size) that the minimum value
found across 13 hours corresponds to the true minimum, i.e. that at
least one packet encountered no contention on its way to the out-
put queue and no packet in the output queue when it arrived there.
In other words, we assume that the system was empty from the
point of view of this input-output pair. This means that the excess
minimum delay corresponds to the time taken to make a forward-
ing decision (not packet size dependent), to divide the packet into
cells, transmit it across the switch fabric and reassemble it (each
being packet size dependent operations), and ﬁnally to deliver it to
the appropriate output queue. The step like curve means that there
exist ranges of packet sizes with the same minimum transit time.
This is consistent with the fact that each packet is divided into ﬁxed
length cells, transmitted through the backplane cell by cell, and re-
assembled. A given number of cells can therefore correspond to
a contiguous range of packet sizes with the same minimum transit
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Figure5: Measuredminimumexcesssystemtransittimesfrom
BB1-in to C2-out.
4. MODELLING
We are now in a position to exploit the completeness of the data
set to look inside the system. This enables us to ﬁnd a physically
meaningful model which can be used both to understand and pre-
dict the end-to-end system delay very accurately.
4.1 The ﬂuid queue
We ﬁrst recall some basic properties of FIFO queues that will
be central in what follows. Consider a FIFO queue with a single
server of deterministic service rate µ, and let ti be the arrival time
to the system of packet i of size li bytes. We assume that the entire
packet arrives instantaneously (which models a fast transfer across
the switch), but it leaves progressively as it is served (modelling the
output serialisation). Thus it is a ﬂuid queue at the output but not
at the input. Nonetheless we will for convenience refer to it as the
‘ﬂuid queue’.
Let Wi be the length of time packet i waits before being served.
The service time of packet i is simply li/µ, so the system time, that
is the total amount of time spent in the system, is
Si = Wi +
li
µ
. (5)
The waiting time of the next packet (i + 1) to enter the system can
be expressed by the following recursion:
Wi+1 = [Wi +
li
µ
− (ti+1 − ti)]
+, (6)
where [x]
+ = max(x,0). The service time of packet i + 1 reads
Si+1 = [Si − (ti+1 − ti)]
+ +
li+1
µ
. (7)
We denote by U(t) the amount of unﬁnished work at time t, that
is the time it would take, with no further inputs, for the system to
completely drain. The unﬁnished work at the instant following the
arrival of packet i is nothing other than the end-to-end delay that
that packet will experience across the queuing system. It is there-
fore the natural mathematical quantity to consider when studying
delay. Note that it is deﬁned at all real times t.
4.2 A simple router model
The delay analysis of section 3 revealed two main features of the
system delay which should be taken into account in a model: the
minimum delay experienced by a packet, which is size, interface,
and architecture dependent, and the delay corresponding to the time
spent in the output buffer, which is a function of the rate of the
output interface and the occupancy of the queue. The delay across
Δ
Δ
Δ
(a)
(b)
N
1
N inputs
N inputs
Figure 6: Router mechanisms: (a) Simple conceptual picture
including VOQs. (b) Actual model with a single common mini-
mum delay.
the output buffer could by itself be modelled by the ﬂuid queue
as described above, however it is not immediately obvious how to
incorporate the minimum delay property in a sensible way.
Assume for instance that the router has N input links λ1,...,λN
contributing to a given output link Λj and that a packet of size l
arriving on link λi experiences at least the minimum possible delay
∆λi,Λj(l) before being transferred to the output buffer. A repre-
sentation of this situation is given in ﬁgure 6(a). Our ﬁrst problem
is that given different technologies on different interfaces, the func-
tions ∆λ1,Λj,...,∆λn,Λj are not necessarily identical. The second
is that we do not know how to measure, nor to take into account,
the potentially complex interactions between packets which do not
experience the minimum excess delay but some larger value due to
contention in the router arising from cross trafﬁc.
We address this by in fact simplifying the picture still further, in
two ways. First we assume that the minimum delays are identical
across all input interfaces: a packet of size l arriving on link λi and
leaving the router on link Λj now experiences an excess minimum
delay
∆Λj(l) = min
i
{∆λi,Λj(l)}. (8)
In the following we drop the subscript Λj to ease the notation. Sec-
ond, we assume that the multiplexing of the different input streams
takes place before the packets experience their minimum delay. By
this we mean that we preserve the order of their arrival times and
consider them to enter a single FIFO input buffer. In doing so,
we effectively ignore all complex interactions between the input
streams. Our highly simpliﬁed picture, which is in fact the model
we propose, is shown in ﬁgure 6(b). We will justify these simpliﬁ-
cations a posteriori in section 4.3 where the comparison with mea-
surement shows that the model is remarkably accurate. We now
explain why we can expect this accuracy to be robust.
Suppose that a packet of size l enters the system at time t
+ and
that the amount of unﬁnished work in the system at time t
− was
U(t
−) > ∆(l). The following two scenarios produce the same
total delay:
(i) the packet experiences a delay ∆(l), then reaches the output
queue and waits U(t) − ∆(l) > 0 before being served, or
(ii) the packet reaches the output queue straight away and has to
wait U(t) before being served.
In other words, as long as there is more than an amount ∆(l) of
work in the queue when a packet of size l enters the system, the
fact that the packet should wait ∆(l) before reaching the output
queue can be neglected. Once the system is busy, it behaves exactly0 0.2 0.4 0.6 0.8 1 1.2
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Figure 7: Comparisons of measured and predicted delays on link C2-out: Grey line: unﬁnished work U(t) in the system according
to the model, Black dots: measured delay value for each packet.
like a simple ﬂuid queue. This implies that no matter how compli-
cated the front end of the router is, one can simply neglect it when
the output queue is sufﬁciently busy. The errors made through this
approximation will be strongly concentrated on packets with very
small delays, whereas the more important medium to large delays
will be faithfully reproduced. Apart from its simplicity, this robust-
ness is the main motivation for the model.
A system equation for our two stage model can be derived as
follows. Assumethatthesystemisemptyattimet
−
0 andthatpacket
k0 of size l0 enters the system at time t
+
0 . It waits ∆(l0) before
reaching the empty output queue where it immediately starts being
served. Its service time is l0/µ and therefore its total system time
is
S0 = ∆(l0) +
l0
µ
. (9)
Suppose a second packet enters the system at time t1 and reaches
the output queue before the ﬁrst packet has ﬁnished being served,
i.e. t1 + ∆(l1) < t0 + S0. It will start being served when packet
k0 leaves the system, i.e at t0 + S0. Its system time will therefore
be:
S1 = S0 − (t1 − t0) +
l1
µ
.
The same recursion holds for successive packets k and k + 1 as
long as the amount of unﬁnished work in the queue remains above
∆(lk+1) when packet k + 1 enters the system:
tk+1 + ∆(lk+1) < tk + Sk. (10)
Therefore, as long as equation (10) is veriﬁed, the system times of
successive packets are obtained by the same recursion as for the
case of a busy ﬂuid queue:
Sk+1 = Sk − (tk+1 − tk) +
lk+1
µ
. (11)
Suppose now that packet k + 1 of size lk+1 enters the system at
time t
+
k+1 and that the amount of unﬁnished work in the system at
time t
−
k+1 is such that 0 < U(t
−
k+1) < ∆(lk+1). In this case, the
output buffer will be empty by the time packet k+1 reaches it after
having waited ∆(lk+1) in the ﬁrst stage of the model. The service
time of packet k + 1 therefore reads
Sk+1 = ∆(lk+1) +
lk+1
µ
. (12)
A crucial point to note here is that in this situation, the output queue
can be empty but the system still busy with a packet waiting in the
front end. This is also true of the actual router.
Once the queue has drained, the system is idle until the arrival
of the next packet. The time between the arrival of a packet to
the empty system and the time when the system becomes empty
again deﬁnes a system busy period. In this brief analysis, we have
assumed an inﬁnite buffer size. It is a reasonable assumption since
it is quite common for a line card to be able to accommodate up to
500ms worth of trafﬁc.
4.3 Evaluation
We now evaluate our model and compare its results with empir-
ical delay measurements. The model delays are obtained by multi-
plexing the trafﬁc streams BB1-in to C2-out and BB2-in to C2-out
and feeding the resulting packet train to the model in an exact trace
driven ‘simulation’. Figure 7 shows two sample paths of the un-
ﬁnished work U(t) corresponding to two fragments of real trafﬁc
destined to C2-out. The process U(t) is a right continuous jump
process where each jump marks the arrival time of a new packet.
The resultant new local maximum is the time taken by the newly
arrived packet to cross the system, that is its delay. The black dots
represent the actual measured delays for the corresponding input
packets. In practice the queue state can only be measured when a
packet enters the system. Thus the black dots can be thought of
samples of U(t) obtained from measurements, and agreement be-
tween the two seems very good.
In order to see the limitations of our model, we focus on a set
of busy periods on link C2-out involving 510 packets all together.
The top plot of ﬁgure 8 shows the system times experienced by in-
coming packets, both from the model and from measurements. The
largest busy period on the ﬁgure has a duration of roughly 16ms
and an amplitude of more than 5ms. Once again, the model repro-
duces the measured delays very well. The lower plot in ﬁgure 8
shows the error of our model, that is the difference between mea-
sured and modeled delays at each packet arrival time, plotted on the
same time axis as the upper plot.
There are three main points one can make about the model accu-
racy. First, the absolute error is within 30µs of the measured delays
for almost all packets. Second, the error is much larger for a few
packets, as shown by the spiky behaviour of the error plot. These
spikes are due to a local reordering of packets inside the router
that is not captured by our model. Recall from ﬁgure 6(b) that
we made the simplifying assumption that the multiplexing of the
input streams takes place before the packets experience their min-
imum delay. This means that packets exit our system in the exact
same order as they entered it. However in practice local reordering
can happen when a large packet arrives at the system on one inter-
face just before a small packet on another interface. Given that the
minimum transit time of a packet depends linearly on its size (see0 5 10 15 20 25
0
1000
2000
3000
4000
5000
6000
time ( ms )
d
e
l
a
y
 
(
 
m
s
 
)
measured delays
model
0 5 10 15 20 25
−50
0
50
100
150
time ( ms )
e
r
r
o
r
 
(
 
m
s
 
)
Figure 8: Measured delays and model predictions (top), Abso-
lute error between data and model (bottom).
ﬁgure 5), the small packet can overtake the large one and reach the
output buffer ﬁrst. Once the two packets have reached the output
buffer, the amount of work in the system is the same, irrespectively
of their arrival order. Thus these local errors do not accumulate.
Intuitively, local reordering requires that two packets arrive almost
at the same time on two different interfaces. This is much more
likely to happen when the links are busy. This is in agreement with
ﬁgure 8 which shows that spikes always happen when the queuing
delays are increasing, a sign of high local link utilization.
The last point worth noticing is the systematic linear drift of the
error across a busy period duration. This is due to the fact that our
queuing model drains slightly faster than the real queue. We could
not conﬁrm any physical reason why the IP bandwidth of the link
C2-out is smaller than what was predicted in section 2.1.2. How-
ever, the important observation is that this phenomenon is only
noticeable for very large busy periods, and is lost in measurement
noise for most busy periods.
The model presented above has some limitations. First it does
not take into account the fact that a small number of option pack-
ets will take a ‘slow’ software path through the router instead of
being entirely processed at the hardware level. As a result, option
packets experience a much larger delay before reaching the output
buffer, but as far as the model is concerned, transit times through
the router only depend on packet sizes. Second, the output queue
stores not only the packets crossing the router, but also the ‘un-
matched’ packets generated by the router itself, as well as control
PoS packets. These packets are not accounted for in the model.
Despite its simplicity, our model is considerably more accurate
than other single-hop delay models. Figure 9(a) compares the er-
rors made on the packet delays from the OC-3 link C2-out pre-
sented in ﬁgure 8 with three different models: our two stage model,
a ﬂuid queue with OC-3 nominal bandwidth, and a ﬂuid queue
with OC-3 IP bandwidth. As expected, with a simple ﬂuid model,
i.e. when one does not take into account the minimum transit time,
all the delays are systematically underestimated. If moreover one
chooses the nominal link bandwidth (155.52 Mbps) for the queue
instead of a carefully justiﬁed IP bandwidth (149.76 Mbps), the er-
rors inside a busy period build up very quickly because the queue
drains too fast. There is in fact only a 4% difference between the
nominal and effective bandwidths, but this is enough to create er-
rors up 800µs inside a moderately large busy period.
Figure 9(b) shows the cumulative distribution function of the de-
lay error for a 5 minute window of C2-out trafﬁc. Of the delays
inferred by our model, 90% are within 20µs of the measured ones.
Given the timestamping precision issues described in section 2.1.3,
these results are very satisfactory.
Wenow evaluatethe performanceof ourmodelovertheentire 13
hours of trafﬁc on C2-out as follows. We divide the period into 156
intervals of 5 minutes. For each interval, we plot the average rela-
tive delay error against the average link utilization. The results are
presented in ﬁgure 9. The absolute relative error is less than 1.5%
for the whole trace, which conﬁrms the excellent match between
the model and the measurements. For large utilisation levels, the
relative error grows due to the fact that large busy periods are more
frequent. The packet delays therefore tend to be underestimated
more often due to the unexplained bandwidth mismatch occurring
inside large busy periods. Overall, our model performs very well
for a large range of link utilizations.
4.4 Router model summary
Based on the observations and analysis presented above, we pro-
pose the following simple approach for modeling store and forward
routers. For each output link Λj:
(i) measure the minimum excess (i.e. excluding service time)
packet transit time ∆λi,Λj between each input λi and the
given output Λj, as deﬁned in equation (4). These depend
only on the hardware involved, not the type of trafﬁc, and
could potentially be tabulated. Deﬁne the overall minimum
packet transit time ∆Λj as the minimum over all input links
λi, as described in equation (8).
(ii) calculate the IP bandwidth of the output link by taking into
account the different levels of packet encapsulation, as de-
scribed in section 2.1.2.
(iii) obtain packet delays by aggregating the input trafﬁc corre-
sponding to the given output link, and feeding it to a sim-
ple two stage model, illustrated in ﬁgure 6(b), where packets
are ﬁrst delayed by an amount ∆Λj before entering a FIFO
queue. System equations are given in section 4.2.
A model of a full router can be obtained by putting together the
models obtained for each output link Λj.
Although very simple, this model performed remarkably well
for our data set, where the router was lightly loaded and the out-
put buffer was clearly the bottleneck. As explained above, we
expect the model to continue to perform well even under heavier
load where interactions in the front end become more pronounced,
but not dominant. The accuracy would drop off under loads heavy
enough to shift the bottleneck to the switching fabric, when details
of the scheduling algorithm could no longer be neglected.
5. DELAY PERFORMANCE:
UNDERSTANDING AND REPORTING
5.1 Motivation
From the previous section, our router model can accurately pre-
dict delays when the input trafﬁc is fully characterized. However
in practice the trafﬁc is unknown, which is why network opera-
tors rely on available simple statistics, such as curves giving upper
bounds on delay as a function of link utilization, when they want
to infer packet delays through their networks. The problem is that(a) (b) (c)
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Figure 9: (a) Comparison of error in delay predictions from different models of the sample path from ﬁgure 8. (b) Cumulative
distribution function of model error over a 5 minute window on link C2-out. (c) Relative mean error between delay measurements
and model on link C2-out vs link utilization.
these curves are not unique since packet delays depend not only on
the mean trafﬁc rate, but also on more detailed trafﬁc statistics.
In fact, link utilization alone can be very misleading as a way of
inferring packet delays. Suppose for instance that there is a group
of back to back packets on link C2-out. This means that packets
follow each other on the link without gaps, i.e. the local link uti-
lization is 100%. However this does not imply that these packets
have experienced large delays inside the router. They could very
well be coming back to back from the input link C1-in with the
same bandwidth as C2-out. In this case they would actually cross
the router with minimum delay in the absence of cross trafﬁc.
Inferringaveragepacketdelaysfromlinkutilizationonlyisthere-
fore fundamentally ﬂawed. Instead, we propose to study perfor-
mancerelatedquestionsbygoingbacktothesourceoflargedelays:
queue build-ups in the output buffer. In this section we use our un-
derstanding of the router mechanisms obtained from our measure-
ments and modelling work of the previous sections to ﬁrst describe
the statistics and causes of busy periods, and second to propose a
simple mechanism that could be used to report useful delay infor-
mation about a router.
5.2 Busy periods
5.2.1 Deﬁnition
Recallfromsection4thatwedeﬁnedbusyperiodsasthetimebe-
tween the arrival of a packet in the empty system and the time when
the system goes back to its empty state. The equivalent deﬁnition
in terms of measurements is as follows: a busy period starts when
a packet of size l bytes crosses the system with a delay ∆(l)+l/µ,
and it ends with the last packet before the start of another busy pe-
riod. This deﬁnition, which makes full use of our measurements, is
a lot more robust than an alternate deﬁnition based solely on packet
inter-arrival times at the output link. For instance, if one were to
detect busy periods by using timestamps and packet sizes to group
together back-to-back packets, the following two problems would
occur. First, timestamping errors could lead to wrong busy peri-
ods separations. Second and more importantly, according to our
system deﬁnition from section 4.2, packets belonging to the same
busy period are not necessarily back to back on the output link (see
equation 12).
5.2.2 Statistics
To describe busy periods, we begin by collecting per busy period
statistics, such as duration, number of packets and bytes, and am-
plitude (maximum delay experienced by a packet inside the busy
period). The cumulative distribution functions (CDF) of busy pe-
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Figure 10: (a) CDF of busy period amplitudes. (b) CDF of busy
period durations. (c) Busy period amplitudes as a function of
busy period durations. (d) Busy period amplitudes as a func-
tion of median packet delay.
riod amplitudes and durations are plotted in ﬁgures 10(a) and 10(b)
for a 5 minute trafﬁc window. For this trafﬁc window, 90% of busy
periods have an amplitude smaller than 200µs, and 80% last less
than 500µs. Figure 10(c) shows a scatter plot of busy period am-
plitudes against busy period durations for amplitudes larger than
2ms on link C2-out (busy periods containing option packets are not
shown). There does not seem to be any clear pattern linking ampli-
tude and duration of a busy period in this data set, although roughly
speaking the longer the busy period the larger its amplitude.
A scatter plot of busy period amplitudes against the median de-
lay experienced by packets inside the busy period is presented in
ﬁgure 10(d). One can see a linear, albeit noisy, relationship be-
tween maximum and median delay experienced by packets inside a
busy period. This means intuitively that busy periods have a ‘regu-
lar’ shape, i.e. busy periods where most of the packets experience
small delays and only a few packets experience much larger delays
are unlikely.
5.2.3 Origins
Our full router measurements allow us to go further in the char-(a) (b) (c)
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Figure 11: (a) (b) (c) Illustration of the multiplexing effect leading to a busy period on the output link C2-out. (d) (e) (f) Collection of
largest busy periods in each 5 min interval on the output link C2-out.
acterization of busy periods. In particular, we can use our knowl-
edge about the input packet streams on each interface to understand
the mechanisms that create the busy periods observed for our router
output links. It is clear that, by deﬁnition, busy periods are cre-
ated by a local aggregate arrival rate which exceeds the output link
service rate. This can be achieved by a single input stream, the
multiplexing of different input streams, or a combination of both
phenomena. A detailed analysis can be found in [9]. We restrict
ourselves in this section to an illustration of these different mecha-
nisms.
To create the busy periods shown in ﬁgure 11, we store the in-
dividual packet streams BB1-in to C2-out and BB2-in to C2-out,
feed them individually to our model and obtain virtual busy peri-
ods. The delays obtained are plotted on ﬁgure 11(a), together with
the true delays measured on link C2-out for the same time win-
dow as in ﬁgure 8. In the absence of cross trafﬁc, the maximum
delay experienced by packets from each individual input stream is
around 1ms. However, the largest delay for the multiplexed inputs
isaround5ms. Thelargebusyperiodisthereforeduetothefactthat
the delays of the two individual packet streams peak at the same
time. This non linear phenomenon is the cause of all the large busy
periods observed in our traces. A more surprising example is illus-
trated in ﬁgure 11(b) that shows one input stream creating at most a
1ms packet delay by itself and the other a succession of 200µs de-
lays. The resulting congestion episode for the multiplexed inputs
is again much larger than the individual episodes. A different sit-
uation is shown on ﬁgure 11(c), where one link contributes almost
all the trafﬁc of the output link for a short time period. In this case,
the measured delays are almost the same as the virtual ones caused
by the busy input link.
It is interesting to notice that the three large busy periods plot-
ted in ﬁgures 11(a), 11(b) and 11(c) all have a roughly triangular
shape. Figures 11(d), 11(e) and 11(f) that show that this is not due
to a particular choice of busy periods. They were obtained as fol-
lows. For each 5 min interval, we detect the largest packet delay,
store the corresponding packet arrival time t0, and plot the delays
experienced by packets in a window 10ms before and 15ms after
t0. The resulting sets of busy periods are grouped according to the
largest packet delay observed: ﬁgure 11(d) when the largest ampli-
tude is between 5ms and 6ms, ﬁgure 11(e) between 4ms and 5ms,
and ﬁgure 11(f) between 2ms and 3ms. Other amplitude ranges
were omitted for space reasons. For each of the plots 11(d), (e)
and (f), the black line highlights the busy period detailed in the plot
directly above it. The striking point is that most busy periods have
a roughly triangular shape. The largest busy periods have slightly
less regular shapes, but a triangular assumption can still hold.
These results are reminiscent of the theory of large deviations,
which states that rare events happen in the most likely way. Some
hintsontheshapeoflargebusyperiodsin(Gaussian)queuescanbe
found in [1] where it is shown that, in the limit of large amplitude,
busy periods tend to be antisymmetric about their midway point, in
agreement with what we see here.
5.3 Modelling busy period shape
Although a triangular approximation may seem very crude at
ﬁrst, we now study how useful such a model could be. To do so,
we ﬁrst illustrate in ﬁgure 12 a basic principle: any busy period
of duration D seconds is bounded above by the busy period ob-
tained in the case where the D seconds worth of work arrive in the
system at maximum input link speed. The amount of work then de-
creases with slope −1 if no more packets enter the system. In the
case of the OC-3 link C2-out fed by the two OC-48 links BB1 and
BB2 (each link being 16 times faster than C2-out), it takes at least
D/32 seconds for the load to enter the system. From our measure-
ments, busy periods are quite different from their theoretical bound.
The busy period shown in ﬁgures 8 and 11(a) is again plotted in ﬁg-
ure 12 for comparison. One can see that its amplitude A is much
lower than the theoretical maximum, in agreement with the scatter0 D
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Figure 12: Modelling of busy period shape with a triangle.
plot of ﬁgure 10(c).
In the rest of the paper we model the shape of a busy period of
duration D and amplitude A by a triangle with base D, height A
and same apex position as the busy period. This is illustrated in
ﬁgure 12 by the triangle superposed over the measured busy pe-
riod. This very rough approximation can give surprisingly valuable
insight into packet delays. We deﬁne our performance metric as
follows. Let L be the delay experienced by a packet crossing the
router. A network operator might be interested in knowing how
long a congestion level larger than L will last, because this gives a
direct indication of the performance of the router.
Let dL,A,D be the length of time the workload of the system re-
mains above L during a busy period of duration D and amplitude
A, as obtained from our delay analysis. Let d
(T)
L,A,D be the approx-
imated duration obtained from the shape model. Both dL,A,D and
d
(T)
L,A,D are plotted with a dashed line in ﬁgure 12. From basic ge-
ometry one can show that
d
(T)
L,A,D =

D(1 −
L
A) if A ≥ L
0 otherwise. (13)
In other words, d
(T)
L,A,D is a function of L, A and D only. For the
metric considered, the two parameters (A,D) are therefore enough
to describe busy periods, the knowledge of the apex position does
not improve our estimate of dL,A,D.
Denote by ΠA,D the random process governing {A,D} pairs for
successive busy periods over time. The mean length of time during
which packet delays are larger than L reads
TL =
Z
dL,A,D dΠA,D. (14)
TL can be approximated by our busy period model with
T
(T)
L =
Z
d
(T)
L,A,DdΠA,D. (15)
We use equation (15) to approximate TL on the link C2-out. The
results are plotted on ﬁgure 13 for two 5 minute windows of trafﬁc
with different average utilizations. For both utilization levels, the
measured durations (solid line) and the results from the triangular
approximation (dashed line) are fairly similar. This shows that our
very simple triangular shape approximation captures enough infor-
mation about busy periods to answer questions about duration of
congestion episodes of a certain level. The small discrepancy be-
tween data and model can be considered insigniﬁcant in the context
of Internet applications because a service provider will be realisti-
cally only interested in the order of magnitude (1ms, 10ms, 100ms)
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Figure 13: Average duration of a congestion episode above
L ms deﬁned by equation (15), for two different utilization lev-
els (0.3 and 0.7) on link C2-out. Solid lines: data, dashed lines:
equation (15), dots: equation (17).
of a congestion episode greater than L. Our simple approach there-
fore fulﬁlls that role very well.
Let us now qualitatively describe the behaviours observed on
ﬁgure 13. For a small congestion level L, the mean duration of
the congestion episode is also small. This is due to the fact that,
although a large number of busy periods have an amplitude larger
thanL, asseenforinstancefromtheamplitudeCDFinﬁgure10(a),
most busy periods do not exceed L by a large amount, so the mean
duration is small. It is also worth noticing that the results are very
similar for the two different link utilizations. This means that busy
periods with small amplitude are roughly similar at this time scale,
and do not depend on average utilization.
As the threshold L increases, the (conditional on L) mean dura-
tion ﬁrst increases as there are still a large number of busy periods
with amplitude greater than L on the link, and of these, most are
considerably larger than L. With an even larger values of L how-
ever, fewer and fewer busy periods qualify. The ones that do cross
the threshold L do so for a smaller and smaller amount of time, up
to the point where there are no busy periods larger than L in the
trace.
5.4 Reporting busy period statistics
The study presented above shows that one can get useful infor-
mation about delays by jointly using the amplitude and duration of
busy periods. Now we look into ways in which such statistics could
be concisely reported using SNMP.
We start by forming busy periods from the queue size values and
collecting (A,D) pairs during 5 minutes intervals. This is feasi-
ble in practice since the queue size is already accessed by other
software such as active queue management schemes. Measuring
A and D is easily performed on-line. In principle we need to re-
port the pair (A,D) for each busy period in order to recreate the
process ΠA,D and evaluate equation (15). Since this represents a
very large amount of data in practice, we instead assume that busy
periods are independent and therefore that the full process ΠA,D
can be described by the joint marginal distribution FA,D of A and
D. Thus, for each busy period we need simply update a sparse 2-D
histogram. The bin sizes should be as ﬁne as possible consistent
with available computing power and memory. We do not consider
these details here. They are not critical since at the end of the 5
minute interval a much coarser discretisation is performed in order
to limit the volume of data ﬁnally exported via SNMP. We control
this directly by choosing N bins for each of the amplitude and the
duration dimensions.
As we do not know a priori what delay values are common, the200 400 600 800 1000
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Figure 14: Histogram of the quantized joint probability distri-
bution of busy period amplitudes and durations with N = 10
equally spaced quantiles along each dimension for a 5 minute
window on link C2-out.
discretisation scheme must adapt to the trafﬁc to be useful. A sim-
ple and natural way to do this is to select bin boundaries for D and
A separately based on quantiles, i.e. on bin populations. For exam-
ple a simple equal population scheme for D would deﬁne bins such
that each contained (100/N)% of the measured values. Denote by
M the N × N matrix representing the quantized version of FA,D.
The element p(i,j) of M is deﬁned as the probability of observing
a busy period with duration between the (i − 1)
th and i
th duration
quantile, and amplitude between the (j − 1)
th and j
th amplitude
quantile. Given that for every busy period A < D, the matrix is
triangular, as shown in ﬁgure 14. Every 5 minutes, 2N bin bound-
ary values for amplitude and duration, and N
2/2 joint probability
values, are exported.
The 2-D histogram stored in M contains the 1-D marginals for
amplitude and duration, characterizing respectively packet delays
and link utilization. In addition however, from the 2-D histogram
we can see at a glance the relative frequencies of different busy
period shapes. Using this richer information, together with a shape
model, M can be used to answer performance related questions.
Applying this to the measurement of TL introduced in section 5.3,
and assuming independent busy periods, equation (15) becomes
T
(T)
L =
Z
d
(T)
L,A,DdFA,D =
Z
A>L
D
„
1 −
L
A
«
dFA,D. (16)
To evaluate this, we need to determine a single representative am-
plitude Ai and average duration Dj for each quantized probability
density value p(i,j), (i,j) ∈ {1,...,N}
2, from M. One can for
instance choose the center of gravity of each of the tiles plotted in
ﬁgure 14. For a given level L, the average duration TL can then be
estimated by
] T
(T)
L =
1
nL
N X
j=1
j X
i=1
Ai>L
d
(T)
L,Ai,Djp(i,j), (17)
where nL is the number of pairs (Ai,Dj) such that Ai > L. Esti-
matesobtainedfromequation(17)areplottedinﬁgure13. Theyare
fairlyclosetothemeasureddurationsdespitethestrongassumption
of independence.
Although very simple and based on a rough approximation of
busy period shapes, this reporting scheme can give some interesting
information about the delay performance of a router. In this prelim-
inary study we have only illustrated how TL could be approximated
with the reported busy period information, but other performance
related questions could be answered in the same way. In any case,
our reporting scheme provides a much more valuable insight about
packet delays than presently available statistics based on average
link utilization. Moreover, it is only based on measurements and is
therefore trafﬁc independent.
6. CONCLUSION
In this paper we have explored in detail ‘through-router’ delays.
We ﬁrst described a unique experimental setup where we captured
all IP packets crossing a Tier-1 access router and presented author-
itative empirical results about packet delays. Second, we used our
dataset to provide a physical model of router delay performance,
and showed that our model could very accurately infer packet de-
lays. Our third contribution concerns a fundamental understand-
ing of delay performance. We gave the ﬁrst measured statistics of
router busy periods that we are aware of, and presented a simple
triangular shape model that can capture useful delay information.
We then proposed a scheme to export router delay performance in
a compact way.
There is still a large amount of work to be done to fully under-
stand our dataset and its implications. For instance it provides a
unique opportunity to validate trafﬁc models in considerable detail.
7. ACKNOWLEDGEMENTS
WethankGianlucaIannaconeandTaoYefordesigningandwrit-
ing the packet matching program.
8. REFERENCES
[1] R. Addie, P. Mannersalo, and I. Norros. Performance
formulae for queues with Gaussian input. In Proc. 16th
International Teletrafﬁc Congress, 1999.
[2] DAG network measurement card.
http://dag.cs.waikato.ac.nz/.
[3] S. Donnelly. High Precision Timing in Passive Measurements
of Data Networks. PhD thesis, University of Waikato, 2002.
[4] C. Fraleigh, S. Moon, B. Lyles, C. Cotton, M. Khan,
D. Moll, R. Rockell, T. Seely, and C. Diot. Packet-level
trafﬁc measurements from the Sprint IP backbone. IEEE
Networks, 17(6):6–16, 2003.
[5] S. Keshav and S. Rosen. Issues and trends in router design.
IEEE Communication Magazine, 36(5):144–151, 1998.
[6] N. McKeown. iSLIP: A scheduling algorithm for
input-queued switches. IEEE transactions on Networking,
7(2):188–201, 1999.
[7] K. Papagiannaki, R. Cruz, and C. Diot. Network performance
monitoring at small time scales. In Proc. ACM Internet
Measurement Conference, pages 295–300, Miami, 2003.
[8] K. Papagiannaki, S. Moon, C. Fraleigh, P. Thiran, F. Tobagi,
and C. Diot. Analysis of measured single-hop delay from an
operational back bone network. In Proc. IEEE Infocom, New
York, 2002.
[9] K. Papagiannaki, D. Veitch, and N. Hohn. Origins of
microcongestion in an access router. In Proc. Passive and
Active Measurment Workshop, Antibes, Juan Les Pins,
France, 2004.
[10] V. Paxson. Measurements and analysis of end-to-end Internet
dynamics. PhD thesis, University of California, Berkley,
1997.
[11] W. Simpson. PPP in HDLC-like Framing. RFC 1662, 1994.
[12] Waikato Applied Network Dynamics.
http://wand.cs.waikato.ac.nz/wand/wits/.